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Abstract—The influence of random telegraph noise (RTN) in 
MOSFETs on drain current (Id) during the rise/fall edges of the 
pulsed gate voltage (Vg) cycle was investigated. We have revealed 
for the first time that the existence of RTN increases Id 
fluctuations under dynamic Vg by making a comparison between 
FETs with and without RTN. The initial trap occupation states 
before varying Vg, which are governed by the RTN profiles, 
significantly affect the Id values during the rise/fall edges of Vg. 
The revealed effects of RTN with different profiles on Id under 
dynamic Vg will be useful for designing ultra-high speed circuits.  
 
 
Index Terms— MOSFETs, Random Telegraph Noise, Dynamic 
Gate Bias  
I. INTRODUCTION 
S metal-oxide-semiconductor (MOS) field-effect 
transistors (FETs) are scaled down for further integration,  
the relative impact of randomly placed discrete charges (oxide 
traps, interface states, and fixed charges) on device 
characteristics increases significantly, leading to circuit failure. 
One of the principal issues that has been studied is that of 
random telegraph noise (RTN) because of its increasing 
influence with shrinkage of the device area.1-4 Recently, RTN 
has attracted much attention in digital circuits, since it causes 
threshold voltage (Vth) variation and directly degrades circuit 
reliability.4 For example, the operation of SRAM devices 
depends on the current balance between FETs, and thus is very 
sensitive to Vth shifts.5 The RTN-induced failure of SRAMs 
during accelerated testing was observed.6 The influence of 
RTN during continuous ac cycles and the relationship to 
hysteresis behavior are also reported.7  
In the operation of ultrahigh-speed circuits, the rectangular 
shape of the ideal large-signal is rounded as the clock frequency 
increases to several GHz, so that the relative proportion of the 
rise and fall edges to the ‘on’ state becomes significant. 
However, the effect of RTN during the rise and fall edges is not 
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fully understood yet. Therefore, it is important to investigate 
the impact of RTN on dynamic drain current (Id) fluctuations 
during the rise/fall edges of the pulsed gate voltage (Vg). 
In this work, the impact of RTN on Id fluctuations under 
dynamic gate bias is presented by making comparisons 
between FETs w/o and with RTN of different profiles. We have 
revealed that the profiles of RTN determine the Id fluctuation 
during the rise and fall edges of pulsed Vg. 
II. EXPERIMENTAL PROCEDURE 
We used planar-type n-FETs with a poly-Si/high-k gate stack 
structure for the characterization of the impact of RTN on Id 
fluctuations. An HfO2 gate dielectric film with a 0.8-nm-thick 
SiO2 interfacial layer was adopted for the gate-stack structure. 
The equivalent oxide thickness of the samples was 1.2 nm. The 
gate length and width are 140 and 200 nm, respectively. Fast IV 
units (Agilent B1530A) were employed for monitoring the Id 
fluctuations. Either constant dc biases or dynamic Vg pulsed 
inputs were applied on the FETs, while the drain voltage was 
maintained at 1 V. In order to obtain fast, accurate Id responses 
to the fast dynamic Vg, a common ground was taken at the 
measuring probe tips for the source, the drain, the gate and the 
substrate of the FET. We have characterized the noise 
properties of 16 FETs, from which three representative FETs 
are shown, namely w/o RTN, with symmetric RTN, and with 
asymmetric RTN.  
III. DYNAMIC FLUCTUATION 
For FETs with RTN, Id exhibits high and low levels due to 
the emission and capture states of the traps, respectively. The 
time constants of RTN (τc and τe) are defined as the average 
duration times of the high and low Id states, respectively. The 
values of τc and τe are generally used to understand the 
characteristics of the traps, such as trap energy and trap depth.4 
We focus on the symmetry of the RTN profiles, which is 
reflected in the ratio of capture-to-emission times (τc/τe). The 
τc/τe ratio is governed by the difference between the trap energy 
ET and the Fermi level EF, as shown in the following equation8 
                            (1) 
where kB is the Boltzmann constant and T is temperature. A trap 
with different ET - EF exhibits varied symmetry.  
We investigated Id fluctuations for FETs with RTN of 
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different profiles. In these experiments, RTN is observed in the 
Vg ranges from Vth + 0.1 V to Vth + 0.4 V for two devices, i.e.,  
FET-A and FET-B. The Vth values for FET-A and -B are 0.77 V 
and 0.76 V, respectively. For the same condition of Vg = Vth + 
0.25 V, the FET-A exhibits symmetric RTN (Fig. 1 (a)), while 
FET-B shows asymmetric RTN (Fig. 1 (b)). These symmetric 
and asymmetric characteristics of RTN are more clearly 
demonstrated in the Id histograms Fig. 1 (c) and (d), 
respectively. Two primary Id peaks are observed in both cases, 
corresponding to the capture and emission conditions of RTN. 
Figure 1 (c) shows two peaks with similar Id counts for FET-A, 
reflecting a τc/τe ratio of 0.84. For FET-B, the τc/τe ratio is 
evaluated to be 4.2.  
The symmetry of RTN, which is reflected in the τc/τe 
ratio, depends on Vg and plays a crucial role in determining Id 
fluctuations under dc bias. Taking FET-B as an example, the 
changes in the time constants (τc and τe) of RTN and the 
corresponding standard deviation of the Id (σId) values as 
functions of Id and Vg are shown in Fig. 2. The σId value is 
strongly affected by the symmetry of RTN, showing a 
maximum at τc/τe = 1.9 The σId exhibits a maximum at Vg - Vth 
= 0.3 V, where τe is almost at the same level as τc.  
Id fluctuations were investigated under dynamic Vg. The 
waveforms of Vg and the corresponding Id for 400 cycles are 
shown in Fig. 3 (a). Vg is programmed to rise from the lower 
gate voltage (VgL) to the higher gate voltage (VgH) with the 
transition time (tTR) ranging from 10 µs to 10 ms. Vg remains at 
VgH for 10 µs, and then decreases back to VgL with the same tTR. 
According to the condition for the appearance of RTN in FETs 
under constant dc bias, the values of VgL and VgH are set to be 
Vth + 0.1 V and Vth + 0.4 V, respectively. In order to make a fair 
comparison between the dynamic Id fluctuations during the rise 
and fall edges, the Id fluctuation was extracted at the middle 
points VgM (= Vth + 0.25 V) between VgL and VgH to ensure the 
same transition time from VgL and VgH to the evaluating points, 
as shown in the magnified figure (Fig. 3 (b)). Figure 3 (c) shows 
the extracted Id values for 400 cycles. The cycle is repeated 
200-4400 times to enable sufficient sampling of Id for 
fluctuation analysis.  
The influence of RTN on Id during the gate voltage ramping 
(rise/fall) was examined by comparing the Id fluctuations 
among the FETs w/o, with symmetric, and with asymmetric 
RTN. Figure 4 (a) shows the σId of the FETs as a function of tTR. 
The σId levels under dc bias for the FETs with and w/o RTN are 
added as references. Note that the magnitude of the asymmetric 
RTN (FET-B) is larger than that of the symmetric RTN 
(FET-A) as shown in Fig. 1. Therefore, the σId level under dc 
bias of the FET with asymmetric RTN is higher than that of the 
FET with symmetric RTN in Fig. 4 (a). As expected from the 
previous discussion in Fig. 2 (b), the appearance of RTN 
increases σId. The possibility of two trap states for the FETs 
with RTN results in larger values of dynamic fluctuation σId 
than that without RTN, reflecting the magnitudes of deviation 
under dc bias.  
The increases in σId values with tTR for FET-A and -B were 
investigated in detail. The Id values of the FETs with RTN 
depend on the trap occupation states. Under dynamic Vg, there 
are two predominant factors for determining Id fluctuations: the 
initial trap occupation states and the trap occupation states 
change probabilities from initial Vg to VgM. The trap occupation 
 
Fig. 1. (Color online) The Id fluctuation of (a) FET-A with symmetric RTN 
and (b) FET-B with asymmetric RTN measured under constant dc bias. Id 
distribution of (c) FET-A and (d) FET-B.  
 
Fig. 2. (Color online) (a) Time constant of RTN and (b) σId of FET-B under 
dc bias as a function of Id and gate overdrive Vg - Vth. Note that the upper 
scales in (a) and (b) are not linear. 
 
Fig. 3. (Color online) (a) Vg pulse sequence and experimental data of Id as a 
function of time with tTR = 10 µs. (b) Magnified figure demonstrates the 
evaluation of the Id fluctuation of repeated Vg pulses at VgM. (c) Dynamic Id 
fluctuation values at VgM as a function of cycle number. 
 
Fig. 4. (Color online) (a) Comparison of σId of the FET w/o RTN and with 
RTN of different profiles. Distribution of dynamic Id of the FET with 
asymmetric RTN in FET-B is shown for (b) rise and (c) fall edges with tTR = 
10 ms and (d) rise and (e) fall edges of tTR = 10 µs.  
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states change due to the capture/emission of electrons, and the 
capture/emission probability depends on the ratio of the 
duration time (tTR/2) to the time constants of RTN.   
For FET-A, the values of τc/τe under constant dc bias are 1.5, 
0.84, and 0.4 for VgL, VgM, and VgH, respectively. As τc/τe is 
closer to 1 at VgM than that at VgL, according to previous 
discussion in Fig. 2,  σId under constant dc bias of VgM is larger 
than that of VgL. When Vg rises from VgL to VgM, σId changes 
towards to a larger value with the capture/emission of electrons. 
The capture/emission probability increases with tTR. Therefore, 
σId at VgM on the rise edges increases with tTR. For the same 
reason, σId at VgM of the fall edges also increases with tTR.  
For the FET-B, since τc/τe is closer to 1 at VgM than that at 
VgL or VgH (Fig. 2(a)), a similar feature to that of FET-A is 
observed. However, as tTR becomes longer, the σId value for the 
fall edges increases dramatically. To reveal the origin of the σId 
values, a histogram of dynamic Id for FET-B was evaluated for 
the rise and fall edges at tTR = 10 ms and 10 µs (Fig. 4 (b)-(e)). 
For the case of tTR = 10 ms, the Id distribution at the rise edges 
mainly shows one peak, while that for the fall edges is 
composed of two peaks. Therefore, σId of the fall edges shows 
larger values. The Id distribution under constant dc bias is 
superimposed to the Id histogram of the fall edges, as shown by 
the grey line with its horizontal scale shifted. We emphasize 
that the difference in peak positions of Id distribution under 
dynamic Vg is similar to that of constant dc bias, indicating the 
appearance of RTN during the fall edge. Note that the Id 
distribution of dynamic Vg is broader than that under dc bias, 
resulting from additional Id fluctuations due to the dynamic 
transition of Vg. With a shorter tTR of 10 µs, the Id distribution 
width becomes narrower than that of the 10 ms case. The Id 
distribution of the rise edges remains a single peak-shaped 
structure (Fig. 4 (d)). However, the two peak-shaped structure 
of the Id distribution when tTR = 10 ms on the fall edges 
becomes one peak-shaped at 10 µs, as shown in Fig. 4 (e).  
Here we consider the origins of the one or two peaks in the Id 
distribution. As τc is the time for the empty states, the value of 
τc/τe indicates the possibility of empty traps. With a τc/τe value 
of 170 at VgL, the possibility of empty traps is 99.4%. For tTR = 
10 ms, the time for capturing electrons during the rise edges 
(tTR/2) is less one order smaller than the τc values as shown in 
Fig. 2 (a). Therefore, the trap occupation state at VgM on the rise 
edges is mostly empty, resulting in a single peak-shaped 
structure for the Id distribution in Fig. 4 (b). The trapping of 
electrons changes the trap occupation states from empty to 
filled, which increases σId. The electron capture probability is 
larger for longer tTR, resulting in an increase in σId. 
In the case of the fall edges, the value of τc/τe at VgH 
decreases to 0.26, indicating the possible existence of both 
empty and filled states. Thus, there are two kinds of initial trap 
occupation states for the fall edges, which result in a histogram 
with two peaks (Fig. 4 (c)). For a shorter rising time tTR of 10 µs, 
which is three orders smaller than the τc value in Fig. 2 (a), the 
capture probability decreases to the order of 1/1000. Therefore, 
the trap occupation states remain the same as that at VgL 
(empty) with a high probability for VgH. Hence, one initial trap 
occupation state at VgH results in a single peak-shaped structure 
for the Id distribution at the fall edges (Fig. 4 (e)).  
Two kinds of initial trap occupancy states for the repeated Vg 
pulses lead to a two peak-shaped structure for the dynamic Id 
distribution, resulting in a larger σId than the case of the single 
initial trap state. Therefore, the variation of the initial 
occupancy trap states is essential for the Id fluctuation during 
the rise and fall edges of dynamic Vg.  
IV. CONCLUSION 
We have investigated the influence of RTN during dynamic 
pulses upon Id fluctuation, focusing on the rise and fall edges. 
We have found for the first time that RTN increases dynamic Id 
fluctuations, even when the transition time is significantly 
shorter than the time constants (τc and τe) of RTN. The initial 
trap occupation states prior to the rise/fall edges of Vg are 
reflected in the Id distribution during rise/fall ramping. The 
initial trap occupation states are governed by the symmetry of 
the RTN profiles (τc/τe) in addition to the magnitudes of τc and 
τe. Therefore, the profiles of RTN are essential for determining 
the Id fluctuation during the dynamic Vg.  
These results imply an additional factor in the Id noise 
modeling of FETs for designing an ultra-high speed circuits, 
where the proportion of the rise/fall time to a single large-signal 
clock is not negligible. 
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